

POSZ & BETHARDS, PLC

ATTORNEYS AT LAW

11250 ROGER BACON DRIVE, SUITE 10
RESTON, VA 20190DAVID G. POSZ
CHARLES W. BETHARDS *
JAMES E. BARLOW *
BRIAN C. ALTMILLER
ROBERT L. SCOTT, II

SPECIALIZING IN PATENTS, TRADEMARKS & COPYRIGHTS

TEL: (703) 707-9110
FAX: (703) 707-9112
WWW.POSZLAW.COMTERESA M. ARROYO *
R. LOUIS BREEDEN ** OF COUNSEL
* SENIOR PATENT AGENT* NOT ADMITTED IN VIRGINIA
PRACTICE LIMITED TO FEDERAL PATENT, TRADEMARK AND
COPYRIGHT MATTERS**FACSIMILE TRANSMISSION**Date: June 7, 2004

Pages: 1 of 2


To: Commissioner for Patents
Office of Initial Patent Examination
Filing Receipt Corrections
Arlington, VA 22202From: James E. Barlow
Posz & Bethards, PLCFax No.: 703-746-9195Subject: REQUEST FOR OFFICIAL FILING RECEIPT
U.S. Patent Appln. No. 10/699,831, TSURUTA
Atty Docket No. 11-202

Comments:

Sirs-

Please send us an official filing receipt for the above-referenced patent application
(copy of a returned postcard and PAIR information attached herewith).

Respectfully submitted,


James E. Barlow
Reg. No. 32,377

****Notice****

The information contained in this facsimile transmission is intended only for the above-indicated addressee, and may contain privileged and confidential attorney work product or trade secret information. Any dissemination, distribution or copying of any part of this transmission is strictly prohibited. If you have received this transmission in error, please immediately notify the sender, and return the transmission to the sender at the above-indicated address.

PAIR Page

Page 1 of 1

Search results for application number: 10/699,831			
Application Number:	10/699,831	Customer Number:	23400
Filing or 371(c) Date:	-	Status:	Application Undergoing Preexam Processing
Application Type:	Utility	Status Date:	11-07-2003
Examiner Name:	-	Location:	ELECTRONIC
Group Art Unit:	2811	Location Date:	-
Confirmation Number:	5569	Earliest Publication No:	-
Attorney Docket Number:	11-202	Earliest Publication Date:	-
Class/ Sub-Class:	257/-	Patent Number:	-
First Named Inventor:	Kazuhiro Tsuruta, Nishio-shi, (JP)	Issue Date of Patent:	-
Title Of Invention:	Semiconductor substrate and manufacturing process therefor		

Select Search Option

Assignments	Search
Image File Wrapper	
Foreign Priority	
Publication Review	

File History	
Date	Contents Description
01-27-2004	Cleared by OIPE CSR
12-17-2003	JFW Scan & PACR Auto Security Review
11-04-2003	Initial Exam Team nn

Receipt is hereby acknowledged for a patent application in the name of **TSURUTA** and entitled **SEMICONDUCTOR SUBSTRATE AND MANUFACTURING PROCESS THEREFOR** (Attorney docket no. 11-202), including the following:

- transmittal form (2 copies);
- fee calculation form (2 copies);
- 55 page specification including 25 numbered claims;
- 9 sheets (Figs 1-14) of formal drawings;
- executed declaration/power of attorney;
- executed assignment with recordation cover sheet (2 pages total);
- IDS with PTO-1449 form (listing 14 references);
- certified copies of 2 Japanese priority documents (JP2002-159888 and JP2003-328605); and
- a check for \$900.

22278 U.S. PTO
10/699831

SUBMISSION DATE: 11/04/2003



110403

<http://pair-direct.uspto.gov/cgi-bin/final/pairsearch.pl>

6/7/2004

BEST AVAILABLE COPY